Superfolding Garbled Circuits with Logic Synthesis

Farinaz Koushanfar Rice University, USA Ahmad-Reza Sadeghi Technische Universität Darmstadt, Germany

Abstract

Designing practical secure 2-party computation based on Yao's garbled circuit (GC) has been subject of intensive research in the recent past with surprising progress on efficiency.

In this talk we present a novel methodology for automatic generation of highly compact and scalable Boolean circuits that further pushes down the limits. We achieve this by leveraging a new folded function description and powerful existing *real world* hardware synthesis methods and tools along with our created custom libraries.

For instance, we improve the results of the best known recently proposed automatic tool for GC generation by several orders of magnitude in storage while reducing the number of non-XOR gates more than 3x in average on benchmark circuits.

Furthermore, our approach enables us to implement functions that have not been reported before, such as RSA-8192 and SHA-3, which circuits require less than 8MB and 0.16MB of memory respectively on an Intel processor. We discuss how several exciting applications and known classical challenges can be practicably addressed be practicably addressed by our new findings.


Disclaimer

Copyright notice:

These slides were presented at the scientific conference "Real World Crypto" and provide a short overview of our current research on secure computation. These slides and the materials they contain must only be used for non-commercial, educational and personal purposes. In particular, some of these slides contain copyrighted material "minions" from the Chiquita company


<u>http://minionslovebananas.com/</u> to which we have referred wherever they used.

Motivation



Secure Function Evaluation


Goal: Compute function F() on private inputs X and Y



Z = F(X,Y)


Focus:


- 2-party computation based on (Yao's) Garbled Circuits (GC)
 Protocol [Yao1986]
- Garbling as a stand-alone primitive (JustGarble [BHKR, USENIX 2013])



Copyright minions: The Chiquita company http://minionslovebananas.com/


Generate Logic Circuit C





Copyright minions: The Chiquita company http://minionslovebananas.com/

Generate Garbled Circuit \widetilde{GC}





Bob (Circuit Evaluator)



e.g. F(X < Y) Millionaire Problem

F(X,Y)


(private data) X $X = (110)_2$

Y (private data)

 $Y = (100)_2$

Generate Garbled Circuit \widetilde{GC}

Copyright minions: The Chiquita company http://minionslovebananas.com/





w_7^0	w_5^0	w_9^0	$E(w_7^0, w_5^0; w_9^0)$
w_7^0	w_5^1	w_9^0	$E(w_7^0, w_5^1; w_9^0)$
			$E(w_7^1, w_5^0; w_9^0)$
1	1	1	E(111)

Garbled inputs

$$\widetilde{x}_i = egin{cases} x_i^0, & X_i = 0 \ x_i^1, & X_i = 1 \end{cases}$$

				5	7
x_1^0	y_1^0	w_5^0	E(x)	(x_1, y_1^0)	(w_5^0)
x_1^0	y_1^1	w_5^0	E(x)	$y_1^0, y_1^1;$	(w_5^0)
x_1^1	y_1^0	w_5^0	E(x	$y_1^1, y_1^0;$	(w_5^0)
χ_1^1	v_1^1	$w_{\scriptscriptstyle F}^1$	Ε(χ	$\frac{1}{1}, v_1^1$	$(w_{\scriptscriptstyle F}^1)$





							$E(w_7^0, w_5^0; w_9^0)$
x_1^0	y_1^0	w_5^0	$E(x_1^0, y_1^0;$	w_{5}^{0})	w_5^1	w_9^0	$E(w_7^0, w_5^1; w_9^0)$
x_1^0	y_1^1	w_5^0	$E(x_1^0, y_1^1;$	w_{5}^{0})	w_5^0	w_9^0	$E(w_7^1, w_5^0; w_9^0)$
x_1^1	y_1^0	w_5^0	$E(x_1^1, y_1^0;$	w_{5}^{0})	w_5^1	$\overline{w_9^1}$	$E(w_7^1, w_5^1; w_9^1)$
			$E(x_1^1, y_1^1;$				



Bob (Circuit Evaluator)



e.g. F(X < Y) Millionaire Problem

(private data)


F(X,Y)

Y (private data)

 $Y = (100)_{2}$

 $X = (110)_2$

Copyright minions: The Chiquita company http://minionslovebananas.com/



 $X_3 = \overline{1}$ $X_2 = \overline{1}$

 x_3^1 x_2^1 x_1^0


 $X_1 = 0$


Bob has no clue if x_i^0 corresponds to $X_i = 0$ or 1


x_1^0	y_1^0	w_5^0	$E(x_1^0, y_1^0;$	w_5^0)
x_1^0	y_1^1	w_5^0	$E(x_1^0, y_1^1;$	$w_{5}^{0})$
x_1^1	y_1^0	w_5^0	$E(x_1^1, y_1^0;$	w_5^0)
₂₄ 1	2.1	1	$E(x^1, x^1, \dots)$	1

			$L(w_7, w_5, w_9)$
$^{0}_{5})$	w_5^1	w_9^0	$E(w_7^0, w_5^1; w_9^0)$
0	w_5^0	w_9^0	$E(w_7^1, w_5^0; w_9^0)$
05)	w_5^1	w_9^1	$E(w_7^1, w_5^1; w_9^1)$
1、			


 $0 = (10^{\circ}, 0, 10^{\circ}, 10^{\circ})$










						$E(w_7^0, w_5^0; w_9^0)$
x_1^0	y_1^0	w_5^0	$E(x_1^0, y_1^0; w_5^0)$	w_5^1	w_9^0	$E(w_7^0, w_5^1; w_9^0)$
x_1^0	y_1^1	w_5^0	$E(x_1^0, y_1^1; w_5^0)$	w_5^0	W_9^0	$E(w_7^1, w_5^0; w_9^0)$
x_1^1	y_1^0	w_5^0	$E(x_1^1, y_1^0; w_5^0)$	w_5^1	w_9^1	$E(w_7^1, w_5^1; w_9^1)$
			$E(x_1^1, y_1^1; w_5^1)$			





						$E(w_7^0, w_5^0; w_9^0)$
x_1^0	y_1^0	w_5^0	$E(x_1^0, y_1^0; w_5^0)$	w_5^1	w_9^0	$E(w_7^0, w_5^1; w_9^0)$
x_1^0	y_1^1	w_5^0	$E(x_1^0, y_1^1; w_5^0)$	w_5^0	w_9^0	$E(w_7^1, w_5^0; w_9^0)$
x_1^1	y_1^0	w_5^0	$E(x_1^1, y_1^0; w_5^0)$	w_5^1	w_9^1	$E(w_7^1, w_5^1; w_9^1)$
			$E(x_1^1, y_1^1; w_5^1)$			





							$E(w_7^0, w_5^0; w_9^0)$
x_1^0	y_1^0	w_5^0	$E(x_1^0, y_1^0; w_1^0)$	0 5)	w_5^1	w_9^0	$E(w_7^0, w_5^1; w_9^0)$
x_1^0	y_1^1	w_5^0	$E(x_1^0, y_1^1; w_1^0)$	$\binom{0}{5}$	w_5^0	w_9^0	$E(w_7^1, w_5^0; w_9^0)$
x_1^1	y_1^0	w_5^0	$E(x_1^1, y_1^0; w_1^0)$	0 5)	w_5^1	w_9^1	$E(w_7^1, w_5^1; w_9^1)$
			$E(x_1^1, y_1^1; w_1^2)$				

Can Yao's GC protocol be practical?



Adversary Model

Honest but curious

Malicious

Covert



Garbled Circuit Optimizations

Row-reduction

◆ Reduce size of garbled truth table for non-XOR gates by 25% [Naor et al., ACMEC 1999]

Free-XOR

No garbled truth table for XOR gate needed
 [Kolesinkov et al., ICALP 2008], [Kolesnikov et al. Crypto 2014]

Garbling with fixed-key block cipher

No additional keys for gate output (unique tweak T per gate)
 [Bellare et al., S&P 2013]

Execution optimization

◆ Fast table lookups, pipelining [Järvinen et al. CHES 2010], [Haung, et al. USENIX 2011]

Main Approach for GC

Compiler-based


- Compile high-level description of functionality to optimized circuits
- e.g., FairPlay, TASTY, PFC, etc.

Library-based

- Custom-libraries with special fucntions for emitting Boolean circuits, built-in boolean circuits
- e.g., FastGC, VMCrypt, etc.

Hardware-assisted

GPU based, AES-NI



Problems

- Manual circuit-level optimizations
 - No global optimization
- Lack of practical utility
 - Users cannot comprehend the final circuit organization and therefore cannot apply finer circuit optimizations
- Poor Scalability
 - Memory exhaustion
 - Circuit generation/evaluation time may exceed real-time constraints
 - Loops unrolling and subroutines inlining
 - High-level programming abstraction: circuits not compact and well optimized
- Combinational logic
 - Prevents synthesis of large circuits (e.g., SHA3, RSA)
- Only moderate size circuits are handled
 - Some circuit sizes not feasible for embedded devices

Our Approach:

Generating super compact and scalable circuits by

- sequential logic description for functionality
- introducing new transforms/libraries to enable adapting classic HW synthesis techniques



Our Contributions

- Sequential logic description for generating functions
- Enable adaption of established HDL synthesis techniques/tools
- Creation of new custom synthesis libraries optimized for GC
 - used with standard HDL synthesis tools for minimizing non-XOR gates
- New degree of freedom: designer can control degree of circuit folding
- Improving best reported results by several orders of magnitude
- Enabling implementation of circuits never reported before
 - ◆ SHA3, RSA-8192




Evaluation




Benchmark Functions

- Combinational circuit implementations
- Sequential circuit implementations
 - Compared with equivalent combinational circuit
 - Compared with sequential circuit implementations of different circuit folding
 - Compared with reference circuit implementations in other works
- Report functions not implementable earlier
 - e.g. SHA3 function

Circuit Size: Evaluation of RSA



Circuit Size: Evaluation of SHA3



Conclusion and Ongoing Work

- GC Boolean circuit generation viewed as atypical logic synthesis
- Many exciting applications enabled
 - Scalable mapping for many relevant privacy-enhancing primitives
- Integration to mobile devices
 - ◆ Super compact circuit sizes requires low amount of storage
 - Using Trusted Execution Environment on Smartphones
- Scalable Semi Private SFE
 - Circuit size independent of the number of instructions

You need more details? Talk to us!

Farinaz Koushanfar Rice University, USA

farinaz@rice.edu

Ahmad-Reza Sadeghi Technische Universität Darmstadt, Germany

ahmad.sadeghi@trust.cased.de